136 lines
5.1 KiB
Plaintext
136 lines
5.1 KiB
Plaintext
Configuration Name: HOSTMOT2
|
|
|
|
General configuration information:
|
|
|
|
BoardName : MESA7I92
|
|
FPGA Size: 20 KGates
|
|
FPGA Pins: 256
|
|
Number of IO Ports: 2
|
|
Width of one I/O port: 17
|
|
Clock Low frequency: 100.0000 MHz
|
|
Clock High frequency: 175.0000 MHz
|
|
IDROM Type: 3
|
|
Instance Stride 0: 4
|
|
Instance Stride 1: 64
|
|
Register Stride 0: 256
|
|
Register Stride 1: 256
|
|
|
|
Modules in configuration:
|
|
|
|
Module: DPLL
|
|
There are 1 of DPLL in configuration
|
|
Version: 0
|
|
Registers: 7
|
|
BaseAddress: 7000
|
|
ClockFrequency: 100.000 MHz
|
|
Register Stride: 256 bytes
|
|
Instance Stride: 4 bytes
|
|
|
|
Module: WatchDog
|
|
There are 1 of WatchDog in configuration
|
|
Version: 0
|
|
Registers: 3
|
|
BaseAddress: 0C00
|
|
ClockFrequency: 100.000 MHz
|
|
Register Stride: 256 bytes
|
|
Instance Stride: 4 bytes
|
|
|
|
Module: IOPort
|
|
There are 2 of IOPort in configuration
|
|
Version: 0
|
|
Registers: 5
|
|
BaseAddress: 1000
|
|
ClockFrequency: 100.000 MHz
|
|
Register Stride: 256 bytes
|
|
Instance Stride: 4 bytes
|
|
|
|
Module: MuxedQCount
|
|
There are 6 of MuxedQCount in configuration
|
|
Version: 4
|
|
Registers: 5
|
|
BaseAddress: 3600
|
|
ClockFrequency: 100.000 MHz
|
|
Register Stride: 256 bytes
|
|
Instance Stride: 4 bytes
|
|
|
|
Module: MuxedQCountSel
|
|
There are 1 of MuxedQCountSel in configuration
|
|
Version: 0
|
|
Registers: 0
|
|
BaseAddress: 0000
|
|
ClockFrequency: 100.000 MHz
|
|
Register Stride: 256 bytes
|
|
Instance Stride: 4 bytes
|
|
|
|
Module: SSerial
|
|
There are 1 of SSerial in configuration
|
|
Version: 0
|
|
Registers: 6
|
|
BaseAddress: 5B00
|
|
ClockFrequency: 100.000 MHz
|
|
Register Stride: 256 bytes
|
|
Instance Stride: 64 bytes
|
|
|
|
Module: StepGen
|
|
There are 9 of StepGen in configuration
|
|
Version: 2
|
|
Registers: 10
|
|
BaseAddress: 2000
|
|
ClockFrequency: 100.000 MHz
|
|
Register Stride: 256 bytes
|
|
Instance Stride: 4 bytes
|
|
|
|
Module: LED
|
|
There are 1 of LED in configuration
|
|
Version: 0
|
|
Registers: 1
|
|
BaseAddress: 0200
|
|
ClockFrequency: 100.000 MHz
|
|
Register Stride: 256 bytes
|
|
Instance Stride: 4 bytes
|
|
|
|
Configuration pin-out:
|
|
|
|
IO Connections for P2
|
|
DB25 pin# I/O Pri. func Sec. func Chan Sec. Pin func Sec. Pin Dir
|
|
|
|
1 0 IOPort StepGen 0 Dir/Table2 (Out)
|
|
14 1 IOPort StepGen 0 Step/Table1 (Out)
|
|
2 2 IOPort StepGen 1 Dir/Table2 (Out)
|
|
15 3 IOPort StepGen 1 Step/Table1 (Out)
|
|
3 4 IOPort StepGen 2 Dir/Table2 (Out)
|
|
16 5 IOPort StepGen 2 Step/Table1 (Out)
|
|
4 6 IOPort StepGen 3 Dir/Table2 (Out)
|
|
17 7 IOPort StepGen 3 Step/Table1 (Out)
|
|
5 8 IOPort StepGen 4 Dir/Table2 (Out)
|
|
6 9 IOPort StepGen 4 Step/Table1 (Out)
|
|
7 10 IOPort SSerial 0 TXData0 (Out)
|
|
8 11 IOPort SSerial 0 RXData0 (In)
|
|
9 12 IOPort SSerial 0 TXData1 (Out)
|
|
10 13 IOPort SSerial 0 RXData1 (In)
|
|
11 14 IOPort MuxedQCount 2 MuxQ-IDX (In)
|
|
12 15 IOPort MuxedQCount 2 MuxQ-B (In)
|
|
13 16 IOPort MuxedQCount 2 MuxQ-A (In)
|
|
|
|
IO Connections for P1
|
|
DB25 pin# I/O Pri. func Sec. func Chan Sec. Pin func Sec. Pin Dir
|
|
|
|
1 17 IOPort SSerial 0 RXData2 (In)
|
|
14 18 IOPort SSerial 0 TXData2 (Out)
|
|
2 19 IOPort StepGen 8 Step/Table1 (Out)
|
|
15 20 IOPort StepGen 8 Dir/Table2 (Out)
|
|
3 21 IOPort StepGen 7 Step/Table1 (Out)
|
|
16 22 IOPort StepGen 7 Dir/Table2 (Out)
|
|
4 23 IOPort StepGen 6 Step/Table1 (Out)
|
|
17 24 IOPort StepGen 6 Dir/Table2 (Out)
|
|
5 25 IOPort StepGen 5 Step/Table1 (Out)
|
|
6 26 IOPort StepGen 5 Dir/Table2 (Out)
|
|
7 27 IOPort MuxedQCountSel 0 MuxSel0 (Out)
|
|
8 28 IOPort MuxedQCount 0 MuxQ-A (In)
|
|
9 29 IOPort MuxedQCount 0 MuxQ-B (In)
|
|
10 30 IOPort MuxedQCount 0 MuxQ-IDX (In)
|
|
11 31 IOPort MuxedQCount 1 MuxQ-A (In)
|
|
12 32 IOPort MuxedQCount 1 MuxQ-B (In)
|
|
13 33 IOPort MuxedQCount 1 MuxQ-IDX (In)
|
|
|